A single-electron-based half adder (HA) has been first fabricated on SOI wafer, which comprises of an XOR and a two-input AND gates. Three SET elements with two symmetrical side-gates for each were implemented with two MOSFETs. Grayscale contour plots of the HA output voltages and their voltage transfer characteristics display typical Sum and Carry-Out functions for binary, multi-valued (MV) and binary-MV mixed input voltages. Moreover, the HA functions convert into a subtraction function by using control gates of the SET in the AND gate. This flexible HA provides an arithmetic basis for the SET MV logic family of high density integration, operating with a ultra-low power.
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A single-electron-based half adder (HA) has been first fabricated on SOI wafer, which comprises of an XOR and a two-input AND gates. Three SET elements with two symmetrical side-gates for each were implemented with two MOSFETs. Grayscale contour plots of the HA output voltages and their voltage transfer characteristics display typical Sum and Carry-Out functions for binary, multi-valued (MV) and binary-MV mixed input voltages. Moreover, the HA functions convert into a subtraction function by using control gates of the SET in the AND gate. This flexible HA provides an arithmetic basis for the SET MV logic family of high density integration, operating with a ultra-low power.
As ULSI systems evolve, multi-functionality becomes important because of rapidly increasing power consumption with ultra-high integration density. Multiple switching on/off, an unique feature of the single-electron transistor (SET) enables us to realize the multi-valued (MV) logic, which has higher functionality with ultra-low power. A half adder (HA) is a basic arithmetic block of the logic circuits. Particularly, single-electron-based HA needs only three SETs with two inputs and two FETs components, and has a considerable advantage in the number of components compared with the traditional CMOS counterpart. In the CMOS, at least 20 FETs are needed for a HA, as seen in Fig.  1 . Here we made a successful implementation of singleelectron-based two-input HA by adapting a new SET structure with two symmetrical side-gates, and reported on the first flexible MV logic functionality. Their voltage transfer characteristics display typical Sum and Carry-Out gate functions for binary, MV and binary-MV mixed two SET inputs. Figure 2a ) and 2b) show a schematic layout of the SET element with two side-gate inputs for XOR gate and a total picture of the resulting fabricated device. Figure 2b) shows a cross-sectional view of the active SET channel formed on the top-Si of 50nm thickness. Two side-gates of poly Si, playing roles of two input gates, was separated by a HSQ. Fig. 2c ) and 2d) show a schematic layout of the HA comprising of a XOR and a AND gate with two inputs and a total picture of the resulting fabricated device. Fig. 3 a) and b) show a grayscale contour plot of the voltage output V OUT of the HA1(Sample 1) as a function of two inputs Vin 1 and Vin 2 for XOR and AND gates, respectively. The periodic high/low features in V OUT , corresponding to blockaded/tunneling current regimes, satisfy the Sum and Carry-Out functions for two binary and MV inputs, respectively. However, very low values of V OUT were observed, which was due to the DIBL (drain-induced barrier lowering) effect of the FET. Modifying the FET parameters to reduce the DIBL, we implemented HA2 (Sample 2) with same SET elements. Fig. 4 a)-d) show a grayscale contour plot and the voltage transfer of the V OUT of the HA2 as a function of two inputs for XOR and AND gates, respectively. As expected, very large output voltage swings were observed, seen to be close to the compliance voltage limit of ~3V. They satisfy the Sum and Carry-Out functions for 3x3 MV inputs. Note that although the circuit always produces binary outputs even for MV inputs, the periodic output feature satisfies a preliminary requirement for the MV logic functionality. For actual MV output signal, additional components such as inverting adder, or latched quantizer should be needed.
This HA function mode can be further switched to a subtraction function by simply changing the control gate (top-gate) of the SET2 in the AND gate. As seen in Fig. 5 a) -d), the grayscale contour plot of V OUT and their output voltage swing characteristics illustrate the Difference and Borrows functions, instead of Sum and Carry-Out, for 2x3 binary-MV mixed mode.
This flexible HA, together with the MV two-input NAND/NOR[1] and XOR gates[2] previously reported, provide basic arithmetic blocks for the SET MV logic gate family with high integration density and ultra-low power consumption. 
